In this Section
Members Area
Members Area
iSLI Student Poster Presentations
Venue:Alba Centre, Alba Campus, Livingston, EH54 7EG
Date: Wed 17 Sep 2008
Time: 1200 - 1400
Cost:FREE
iSLI’s MSc students will be presenting their projects during a poster session on Wednesday the 17th September 2008 at iSLI.
Project posters will be on display from 12.00 – 14.00 and you are warmly invited to come along and talk to students about their projects. Lunch and refreshments will be available.
MSc Projects on display
· Using Assertions in VHDL to Reduce the Verification Time
· Floating Point to Fixed Point C Converter for Reconfigurable Instruction Cell Architecture (RICA)
· SystemC Modelling for Virtual Prototype of Digital TV SoC
· FPGA-based Biological Sequence Analysis using Hidden Markov Models
· RF circuitry front end evaluation and test
· FPGA Implementation of an OFDM Based Digital Receiver Chain
· Design of an Asynchronous NoC Communication Node
· SoC Design for an Customizable Microprocessor
· Design and Implementation of a Domain-Specific Compiler for GP-GPU
· Characterisation and optimisation of packet processing system
· Design and FPGA implementation of a packet switch for the Quarc Network-on-Chip
· Base porting RTOS, tuned for low power wireless smart sensor networks, to Microblaze.
· Design of a graph coprocessor
· RTL Design and Synthesis of the Interface Controller for a Reconfigurable Hardware Co-Processor
· Mentor Graphics Open Verification Metholodology (OVM) Project
· Frac-N sigma delta MASH synthesizer
· Hybrid Embedded Processors
· Design of a controller for non-uniform cache access processors
· Mentor Graphics Open Verification Metholodology (OVM) Project
· An Improved Temperature Sensor for Thermal Tag Detection
· Extension and Optimisation for ASIC synthesis of the Gannet Service Manager
· Development of generic Serial Communications Device Driver Library for Embedded systems.
· FPGA implementation of a coprocessor to calculate K-means of large bitvectors
· Lightweight highly configurable packet generator for controlled stimulation of a packet processing system
iSLI would also welcome your input on our students work and ideas you may have for future projects that would benefit the UK design community.
If you are available and would like to join us then please contact suzanne.ohare@sli-institute.ac.uk by the 10th September 2008.